Candidates with 8 to 14 years experience is mandatory Define ASIC/SoC verification strategy: Good understanding of ASIC/SoC life cycle Full chip testplan development: Has participated in multiple ASIC/SoC verification till tapeout stage Full chip TB Architecture definition Experience writing ASIC/So